CS162
Operating Systems and Systems Programming
Lecture 14

Demand Paging

October 17, 2019
Prof. David E. Culler
http://cs162.eecs.Berkeley.edu

Read: A&D Ch 9
Recall: The Memory Hierarchy

- Processor
  - Registers
  - TLB
- L1 Cache
- L2 Cache
- L3 Cache (shared)
- Main Memory (DRAM)
- Secondary Storage (SSD)
- Secondary Storage (Disk)

Managed in Hardware

- Accessed in Hardware

Speed (ns):
- 0.3
- 1
- 3
- 10-30

Size (bytes):
- 100Bs
- 10kBs
- 100kBs
- MBs
- 100GBs
- TBs

100,000 (0.1 ms)
10,000,000 (10 ms)
Recall: How is the Translation Accomplished?

- What does the MMU need to do to translate an address?
  - 1-level Page Table
    - Read PTE from memory, check valid, merge address
    - Set “accessed” bit in PTE, Set “dirty bit” on write
  - 2-level Page Table
    - Read and check first level
    - Read, check, and update PTE
  - N-level Page Table ...
  - MMU does *page table Tree Traversal* to translate each address
- How can we make this go REALLY fast?
  - Fraction of a processor cycle
Recall: How do we make Address Translation Fast?

- Cache results of recent translations!
  - Different from a traditional cache
  - Cache Page Table Entries using Virtual Page # as the key
How to organize the TLB?

• Small – hit time must be fraction of cycle time
  – 100’s of entries (like registers) not K’s or M’s

• High Associativity
  – Each entry acts like 4KB line (without the linear time to fill)
  – Conflict potential is high (many address per line, few lines)
  – Miss penalty is high (multi-level PT)

• Split Instruction and Data TLBs
Two Critical Issues in Address Translation

- What to do if the translation fails? - a page fault
- How to translate addresses fast enough?
  - Every instruction fetch
  - Plus every load / store
  - EVERY MEMORY REFERENCE!
  - More than one translation for EVERY instruction
Page Fault

• The Virtual-to-Physical Translation fails
  – PTE marked invalid, Priv. Level Violation, Access violation, or does not exist
  – Causes an Fault / Trap
    » Not an interrupt because synchronous to instruction execution
  – May occur on instruction fetch or data access
  – Protection violations typically terminate the instruction

• Other Page Faults engage operating system to fix the situation and retry the instruction
  – Allocate an additional stack page, or
  – Make the page accessible - Copy on Write,
  – Bring page in from secondary storage to memory – demand paging

• Fundamental inversion of the hardware / software boundary
What happens when ...

Process

virtual address

instruction

retry

exception

Page Fault Handler

Operating System

Page Fault Handler

scheduler

MMU

physical address

PT

page#

frame#

offset

update PT entry

load page from disk

Process

virtual address

instruction

retry

exception

Page Fault Handler

scheduler

MMU

physical address

PT

page#

frame#

offset

update PT entry

load page from disk
Inversion of the Hardware / Software Boundary

- In order for an instruction to complete …
- It requires the intervention of operating system software
- Receive the page fault, remedy the situation
  - Load the page, create the page, copy-on-write
  - Update the PTE entry so the translation will succeed
- Restart (or resume) the instruction
  - This is one of the huge simplifications in RISC instructions sets
  - Can be very complex when instruction modify state (x86)
Precise Exceptions

• Precise ⇒ state of the machine is preserved as if program executed up to the offending instruction
  – All previous instructions completed
  – Offending instruction and all following instructions act as if they have not even started
  – Same system code will work on different implementations
  – Difficult in the presence of pipelining, out-of-order execution, ...

• Imprecise ⇒ system software has to figure out what is where and put it all back together

• Performance goals may lead designers to forsake precise interrupts
  – System software developers, user, markets etc. usually wish they had not done this

• Modern techniques for out-of-order execution and branch prediction help implement precise interrupts

• Architectural support for OS is hard
  – Original M68000 had paging, but didn’t save fault address properly
  – Original Sun Unix workstation used two, running one-cycle apart !#$!
Demand Paging as Caching, ...

- What “block size”? - 1 page (e.g, 4 KB)
- What “organization” ie. direct-mapped, set-assoc., fully-associative?
  - Any page in any frame of memory, i.e., fully associative: arbitrary virtual → physical mapping
- How do we locate a page?
  - First check TLB, then page-table traversal
- What is page replacement policy? (i.e. LRU, Random…)
  - This requires more explanation… (kinda LRU)
- What happens on a miss?
  - Go to lower level to fill miss (i.e. disk)
- What happens on a write? (write-through, write back)
  - Definitely write-back – need dirty bit!
Demand Paging

- Modern programs require a lot of physical memory
  - Memory per system growing faster than 25%-30%/year
- But they don’t use all their memory all of the time
  - 90-10 rule: programs spend 90% of their time in 10% of their code
  - Wasteful to require all of user's code to be in memory
- Solution: use main memory as “cache” for disk
• Disk is larger than physical memory ⇒
  – In-use virtual memory can be bigger than physical memory
  – Combined memory of running processes much larger than physical memory
    » More programs fit into memory, allowing more concurrency
• Principle: **Transparent Level of Indirection** (page table)
  – Supports flexible placement of physical data
    » Data could be on disk or somewhere across network
  – Variable location of data transparent to user program
    » Performance issue, not correctness issue
**Review: What is in a PTE?**

- **What is in a Page Table Entry (or PTE)?**
  - Pointer to next-level page table or to actual page
  - Permission bits: valid, read-only, read-write, write-only

- **Example: Intel x86 architecture PTE:**
  - 2-level page table (10, 10, 12-bit offset)
  - Intermediate page tables called “Directories”

<table>
<thead>
<tr>
<th>Page Frame Number (Physical Page Number)</th>
<th>Free (OS)</th>
<th>O</th>
<th>L</th>
<th>D</th>
<th>A</th>
<th>PC</th>
<th>PWT</th>
<th>U</th>
<th>W</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-12</td>
<td>11-9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **P:** Present (same as “valid” bit in other architectures)
- **W:** Writeable
- **U:** User accessible
- **PWT:** Page write transparent: external cache write-through
- **PCD:** Page cache disabled (page cannot be cached)
- **A:** Accessed: page has been accessed recently
- **D:** Dirty (PTE only): page has been modified recently
- **L:** L=1⇒4MB page (directory only).
  Bottom 22 bits of virtual address serve as offset
Origins of Paging

Disks provide most of the storage

Actively swap pages to/from

Keep memory full of the frequently accesses pages

Keep most of the address space on disk

Many clients on dumb terminals running different programs

Relatively small memory, for many processes
Recall: Management of the Memory Hierarchy

Managed in Hardware

- Processor
  - TLB
  - Registers
  - L1 Cache
  - L2 Cache
  - L3 Cache (shared)

Managed in Software - OS

- Secondary Storage (SSD)
  - Main Memory (DRAM)
  - Secondary Storage (Disk)

Accessed in Hardware

- Speed (ns): 0.3, 1, 3, 10-30
- Size (bytes): 100Bs, 10kBs, 100kBs, MBs
- 100, 1000, 10000, 100000, 1000000
- 0.3, 1, 10, 100, 1000

Managed in Hardware

- Registers
- TLB
- L1 Cache
- L2 Cache
- L3 Cache (shared)
Very Different Situation Today

- Powerful system
- Huge memory
- Huge disk
- Single user
A Picture on one machine

Processes: 407 total, 2 running, 405 sleeping, 2135 threads
Load Avg: 1.26, 1.26, 0.98 CPU usage: 1.35% user, 1.59% sys, 97.5% idle
SharedLibs: 292M resident, 54M data, 43M linkedit.
MemRegions: 155071 total, 4489M resident, 124M private, 1891M shared.
PhysMem: 13G used (3518M wired), 2718M unused.
VM: 1819G vsz, 1372M framework vsz, 68020510(0) swapins, 71200340(0) swapouts.
Networks: packets: 40629441/21G in, 21395374/7747M out.
Disks: 17026780/555G read, 1575470/638G written.

<table>
<thead>
<tr>
<th>PID</th>
<th>COMMAND</th>
<th>%CPU</th>
<th>TIME</th>
<th>#TH</th>
<th>#WQ</th>
<th>#PORTS</th>
<th>MEM</th>
<th>PURG</th>
<th>CMPRS</th>
<th>PGRP</th>
<th>PPID</th>
<th>STATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>90498</td>
<td>bash</td>
<td>0.0</td>
<td>00:00.41</td>
<td>1</td>
<td>0</td>
<td>21</td>
<td>100K</td>
<td>0B</td>
<td>564K</td>
<td>90498</td>
<td>90497</td>
<td>sleeping</td>
</tr>
<tr>
<td>90497</td>
<td>login</td>
<td>0.0</td>
<td>00:00.10</td>
<td>2</td>
<td>1</td>
<td>31</td>
<td>1236K</td>
<td>0B</td>
<td>1200K</td>
<td>90497</td>
<td>90496</td>
<td>sleeping</td>
</tr>
<tr>
<td>90496</td>
<td>Terminal</td>
<td>0.5</td>
<td>01:43.28</td>
<td>6</td>
<td>1</td>
<td>378</td>
<td>103M</td>
<td>16M</td>
<td>13M</td>
<td>90496</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>89197</td>
<td>siriknowledg</td>
<td>0.0</td>
<td>00:00.83</td>
<td>2</td>
<td>2</td>
<td>45</td>
<td>2664K</td>
<td>0B</td>
<td>1528K</td>
<td>89197</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>89193</td>
<td>com.apple.DF</td>
<td>0.0</td>
<td>00:17.34</td>
<td>2</td>
<td>1</td>
<td>68</td>
<td>2688K</td>
<td>0B</td>
<td>1700K</td>
<td>89193</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>82655</td>
<td>LookupViewSe</td>
<td>0.0</td>
<td>00:10.75</td>
<td>3</td>
<td>1</td>
<td>169</td>
<td>13M</td>
<td>0B</td>
<td>8064K</td>
<td>82655</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>82453</td>
<td>PAH_Extensio</td>
<td>0.0</td>
<td>00:25.89</td>
<td>3</td>
<td>1</td>
<td>235</td>
<td>15M</td>
<td>0B</td>
<td>7996K</td>
<td>82453</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>75819</td>
<td>tzlinkd</td>
<td>0.0</td>
<td>00:00.01</td>
<td>2</td>
<td>2</td>
<td>14</td>
<td>452K</td>
<td>0B</td>
<td>4444K</td>
<td>75819</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>75178</td>
<td>MTLCompilerS</td>
<td>0.0</td>
<td>00:00.10</td>
<td>2</td>
<td>2</td>
<td>24</td>
<td>9032K</td>
<td>0B</td>
<td>9020K</td>
<td>75178</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>75176</td>
<td>secd</td>
<td>0.0</td>
<td>00:00.78</td>
<td>2</td>
<td>2</td>
<td>36</td>
<td>3288K</td>
<td>0B</td>
<td>2328K</td>
<td>75176</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>75098</td>
<td>DiskUnmountW</td>
<td>0.0</td>
<td>00:00.48</td>
<td>2</td>
<td>2</td>
<td>34</td>
<td>1420K</td>
<td>0B</td>
<td>728K</td>
<td>75098</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>75093</td>
<td>MTLCompilerS</td>
<td>0.0</td>
<td>00:00.86</td>
<td>2</td>
<td>2</td>
<td>21</td>
<td>5924K</td>
<td>0B</td>
<td>5912K</td>
<td>75093</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>74938</td>
<td>ssh-agent</td>
<td>0.0</td>
<td>00:00.00</td>
<td>1</td>
<td>0</td>
<td>21</td>
<td>980K</td>
<td>0B</td>
<td>892K</td>
<td>74938</td>
<td>1</td>
<td>sleeping</td>
</tr>
<tr>
<td>74063</td>
<td>Google Chrom</td>
<td>0.0</td>
<td>10:48.49</td>
<td>15</td>
<td>1</td>
<td>678</td>
<td>192M</td>
<td>0B</td>
<td>51M</td>
<td>54320</td>
<td>54320</td>
<td>sleeping</td>
</tr>
</tbody>
</table>

- Memory stays about 75% used, 25% for dynamics
- A lot of it is shared 1.9 GB
Many Uses of "Demand Paging" ...

- Extend the stack
  - Allocate a page and zero it
- Extend the heap (sbrk of old, today mmap)
- Process Fork
  - Create a copy of the page table
  - Entries refer to parent pages – NO-WRITE
  - Shared read-only pages remain shared
  - Copy page on write
- Exec ???
- MMAP to explicitly share region (or to access a file as RAM)
Classic: Loading an executable into memory

- .exe
  - lives on disk in the file system
  - contains contents of code & data segments, relocation entries and symbols
  - OS loads it into memory, initializes registers (and initial stack pointer)
  - program sets up stack and heap upon initialization:
    - `crt0` (C runtime init)
Create Virtual Address Space of the Process

- Utilized pages in the VAS are backed by a page block on disk
  - Called the backing store or swap file
  - Typically in an optimized block store, but can think of it like a file
Create Virtual Address Space of the Process

- User Page table maps entire VAS
- All the utilized regions are backed on disk
  - swapped into and out of memory as needed
- For every process
• User Page table maps entire VAS
  – Resident pages to the frame in memory they occupy
  – The portion of it that the HW needs to access must be resident in memory
Provide Backing Store for VAS

- User Page table maps entire VAS
- Resident pages mapped to memory frames
- For all other pages, OS must record where to find them on disk
What Data Structure Maps Non-Resident Pages to Disk?

- **FindBlock(PID, page#) → disk_block**
  - Some OSs utilize spare space in PTE for paged blocks
  - Like the PT, but purely software

- Where to store it?
  - In memory – can be compact representation if swap storage is contiguous on disk
  - Could use hash table (like Inverted PT)

- Usually want backing store for resident pages too

- May map code segment directly to on-disk image
  - Saves a copy of code to swap file

- May share code segment with multiple instances of the program
Provide Backing Store for VAS

disk (huge, TB)

VAS 1
- kernel
- stack
- heap
- data

VAS 2
- kernel
- stack
- heap
- data

PT 1
- memory
- user page frames
- user pagetable
- kernel code & data
On page Fault ...

disk (huge, TB)

stack
heap
data
code

VAS 1
- kernel
- stack
- heap
- data

VAS 2
- kernel
- stack
- heap
- data

PT 1

memory

user page frames
user pagetable
kernel code & data

active process & PT

10/17/2019 Lec 15.27 CS162 ©UCB Fa19
On page Fault ... find & start load
On page fault ... schedule other P or T

disk (huge, TB)

stack

heap

data

code

stack

heap

data

code

disk (huge, TB)

heap

data

code

stack

heap

data

code

VAS 1

PT 1

memory

user

page frames

user

pagetable

kernel
code & data

active process & PT

VAS 2

PT 2

code

data

heap

data

code

stack

heap

data

code

kernel

stack

heap

data

code

active process & PT
On page Fault … update PTE

disk (huge, TB)

stack

heap

data

code

stack

heap

data

code

active process & PT

memory

user

page frames

user

pagetable

kernel code & data

VAS 1

PT 1

kernel

stack

heap

data

VAS 2

PT 2

kernel

stack

heap

data

code

code

stack

data

heap

data

stack

heap
Eventually reschedule faulting thread

disk (huge, TB)

stack
heap
data
code

VAS 1
kernel
stack
heap
data
code

VAS 2
kernel
stack
heap
data
code

PT 1
memory
user page frames
user pagetable
kernel code & data

active process & PT
Summary: Steps in Handling a Page Fault

1. Reference
2. Trap
3. Page is on backing store
4. Bring in missing page
5. Reset page table
6. Restart instruction
Demand Paging Mechanisms

• PTE makes demand paging implementatable
  – Valid $\Rightarrow$ Page in memory, PTE points at physical page
  – Not Valid $\Rightarrow$ Page not in memory; use info in PTE to find it on disk when necessary

• Suppose user references page with invalid PTE?
  – Memory Management Unit (MMU) traps to OS
    » Resulting trap is a “Page Fault”
  – What does OS do on a Page Fault?:
    » Choose an old page to replace
    » If old page modified (“D=1”), write contents back to disk
    » Change its PTE and any cached TLB to be invalid
    » Load new page into memory from disk
    » Update page table entry, invalidate TLB for new entry
    » Continue thread from original faulting location
  – TLB for new page will be loaded when thread continued!
  – While pulling pages off disk for one process, OS runs another process from ready queue
    » Suspended process sits on wait queue
Some questions we need to answer!

• During a page fault, where does the OS get a free frame?
  – Keeps a free list
  – Unix runs a “reaper” if memory gets too full
    » Schedule dirty pages to be written back on disk
    » Zero (clean) pages which haven’t been accessed in a while
  – As a last resort, evict a dirty page first

• How can we organize these mechanisms?
  – Work on the replacement policy

• How many page frames/process?
  – Like thread scheduling, need to “schedule” memory resources:
    » Utilization? fairness? priority?
  – Allocation of disk paging bandwidth
Cache Behavior under WS model

- Amortized by fraction of time the Working Set is active
- Transitions from one WS to the next
- Capacity, Conflict, Compulsory misses
- Applicable to memory caches and pages. Others?
Another model of Locality: Zipf

\[ P\text{ access}(\text{rank}) = \frac{1}{\text{rank}} \]

- Likelihood of accessing item of rank \( r \) is \( \alpha \frac{1}{r^a} \)
- Although rare to access items below the top few, there are so many that it yields a “heavy tailed” distribution
- Substantial value from even a tiny cache
- Substantial misses from even a very large cache
Demand Paging Cost Model

• Since Demand Paging like caching, can compute average access time! (“Effective Access Time”)
  – EAT = Hit Rate × Hit Time + Miss Rate × Miss Time
  – EAT = Hit Time + Miss Rate × Miss Penalty

• Example:
  – Memory access time = 200 nanoseconds
  – Average page-fault service time = 8 milliseconds
  – Suppose p = Probability of miss, 1-p = Probably of hit
  – Then, we can compute EAT as follows:
    EAT = 200ns + p × 8 ms
    = 200ns + p × 8,000,000ns

• If one access out of 1,000 causes a page fault, then
  EAT = 8.2 μs:
    – This is a slowdown by a factor of 40!

• What if want slowdown by less than 10%?
  – 200ns × 1.1 < EAT ⇒ p < 2.5 × 10^-6
    – This is about 1 page fault in 400,000!
What Factors Lead to Misses in Page Cache?

• Compulsory Misses:
  – Pages that have never been paged into memory before
  – How might we remove these misses?
    » Prefetching: loading them into memory before needed
    » Need to predict future somehow! More later

• Capacity Misses:
  – Not enough memory. Must somehow increase available memory size.
  – Can we do this?
    » One option: Increase amount of DRAM (not quick fix!)
    » Another option: If multiple processes in memory: adjust percentage of memory allocated to each one!

• Conflict Misses:
  – Technically, conflict misses don’t exist in virtual memory, since it is a “fully-associative” cache

• Policy Misses:
  – Caused when pages were in memory, but kicked out prematurely because of the replacement policy
  – How to fix? Better replacement policy
Page Replacement Policies

• Why do we care about Replacement Policy?
  – Replacement is an issue with any cache
  – Particularly important with pages
    » The cost of being wrong is high: must go to disk
    » Must keep important pages in memory, not toss them out

• FIFO (First In, First Out)
  – Throw out oldest page. Be fair – let every page live in memory for
    same amount of time.
  – Bad – throws out heavily used pages instead of infrequently used

• RANDOM:
  – Pick random page for every replacement
  – Typical solution for TLB’s. Simple hardware
  – Pretty unpredictable – makes it hard to make real-time guarantees

• MIN (Minimum):
  – Replace page that won’t be used for the longest time
  – Great (provably optimal), but can’t really know future…
  – *But past is a good predictor of the future* …
Replacement Policies (Con’t)

• LRU (Least Recently Used):
  – Replace page that hasn’t been used for the longest time
  – Programs have locality, so if something not used for a while, unlikely to be used in the near future.
  – Seems like LRU should be a good approximation to MIN.

• How to implement LRU? Use a list!
  – On each use, remove page from list and place at head
  – LRU page is at tail

• Problems with this scheme for paging?
  – Need to know immediately when each page used so that can change position in list…
  – Many instructions for each hardware access

• In practice, people approximate LRU (more later)
Example: FIFO (strawman)

- Suppose we have 3 page frames, 4 virtual pages, and following reference stream:
  - A B C A B D A D B C B
- Consider FIFO Page replacement:

<table>
<thead>
<tr>
<th>Ref:</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
<td>D</td>
<td></td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>B</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>C</td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- FIFO: 7 faults
- When referencing D, replacing A is bad choice, since need A again right away
• Suppose we have the same reference stream:
  – A B C A B D A D B C B

• Consider MIN Page replacement:

  **Example: MIN / LRU**

<table>
<thead>
<tr>
<th>Ref: Page</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>C</td>
<td></td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

• MIN: 5 faults
  – Where will D be brought in? Look for page not referenced farthest in future

• What will LRU do?
  – Same decisions as MIN here, but won’t always be true!
Is LRU guaranteed to perform well?

- Consider the following: A B C D A B C D A B C D
- LRU Performs as follows (same as FIFO here):

<table>
<thead>
<tr>
<th>Ref: Page</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td>D</td>
<td></td>
<td>C</td>
<td></td>
<td>B</td>
<td></td>
<td>A</td>
<td></td>
<td>B</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>B</td>
<td>A</td>
<td></td>
<td>D</td>
<td></td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>C</td>
<td>B</td>
<td>A</td>
<td></td>
<td>A</td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D</td>
</tr>
</tbody>
</table>

- Every reference is a page fault!
- Fairly contrived example of working set of N+1 on N frames
When will LRU perform badly?

- Consider the following: A B C D A B C D A B C D
- LRU Performs as follows (same as FIFO here):

<table>
<thead>
<tr>
<th>Ref:</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td>D</td>
<td></td>
<td>C</td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>B</td>
<td></td>
<td>A</td>
<td></td>
<td>D</td>
<td></td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>C</td>
<td></td>
<td>B</td>
<td></td>
<td>A</td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Every reference is a page fault!

- MIN Does much better:

<table>
<thead>
<tr>
<th>Ref:</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>C</td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Why it works in Practice: Working Set Model

- As a program executes it transitions through a sequence of “working sets” consisting of varying sized subsets of the address space.
• One desirable property: When you add memory the miss rate drops (stack property)
  – Does this always happen?
  – Seems like it should, right?
• No: Bélády’s anomaly
  – Certain replacement algorithms (FIFO) don’t have this obvious property!
Adding Memory Doesn’t Always Help Fault Rate

• Does adding memory reduce number of page faults?
  – Yes for LRU and MIN
  – Not necessarily for FIFO! (Called Bélády’s anomaly)

<table>
<thead>
<tr>
<th>Ref: Page:</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>E</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td>D</td>
<td></td>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>B</td>
<td></td>
<td>A</td>
<td></td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>C</td>
<td>B</td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ref: Page:</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>E</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td>E</td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>B</td>
<td></td>
<td>A</td>
<td></td>
<td>E</td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>C</td>
<td></td>
<td>B</td>
<td></td>
<td>D</td>
<td></td>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>D</td>
<td></td>
<td></td>
<td>C</td>
<td></td>
<td>E</td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

• After adding memory:
  – With FIFO, contents can be completely different
  – In contrast, with LRU or MIN, contents of memory with $X$ pages are a subset of contents with $X+1$ Page
Implementing LRU

- **Perfect:**
  - Timestamp page on each reference
  - Keep list of pages ordered by time of reference
  - Too expensive to implement in reality for many reasons

- **Clock Algorithm:** Arrange physical pages in circle with single clock hand
  - Approximate LRU (*approximation to approximation to MIN*)
  - Replace an old page, not the oldest page

- **Details:**
  - Hardware “use” bit per physical page:
    - Hardware sets use bit on each reference
    - If use bit isn't set, means not referenced in a long time
    - Some hardware sets use bit in the TLB; you have to copy this back to page table entry when TLB entry gets replaced
  - On page fault:
    - Advance clock hand (not real time)
    - Check use bit: 1 → used recently; clear and leave alone
    - 0 → selected candidate for replacement

- Will always find a page or loop forever?
  - Even if all use bits set, will eventually loop around ⇒ FIFO
Clock Algorithm: Not Recently Used

Set of all pages in Memory

Single Clock Hand:
Advances only on page fault!
Check for pages not used recently
Mark pages as not used recently

- What if hand moving slowly?
  - Good sign or bad sign?
    » Not many page faults and/or find page quickly
- What if hand is moving quickly?
  - Lots of page faults and/or lots of reference bits set
- One way to view clock algorithm:
  - Crude partitioning of pages into two groups: young and old
  - Why not partition into more than 2 groups?
**N\textsuperscript{th} Chance version of Clock Algorithm**

- **N\textsuperscript{th} chance algorithm:** Give page N chances
  - OS keeps counter per page: # sweeps
  - On page fault, OS checks use bit:
    - 1 → clear use and also clear counter (used in last sweep)
    - 0 → increment counter; if count=N, replace page
  - Means that clock hand has to sweep by N times without page being used before page is replaced

- **How do we pick N?**
  - Why pick large N? Better approximation to LRU
    - If N ~ 1K, really good approximation
  - Why pick small N? More efficient
    - Otherwise might have to look a long way to find free page

- **What about dirty pages?**
  - Takes extra overhead to replace a dirty page, so give dirty pages an extra chance before replacing?
  - Common approach:
    - Clean pages, use N=1
    - Dirty pages, use N=2 (and write back to disk when N=1)
Clock Algorithms: Details

• Which bits of a PTE entry are useful to us?
  – Use: Set when page is referenced; cleared by clock algorithm
  – Modified: set when page is modified, cleared when page written to disk
  – Valid: ok for program to reference this page
  – Read-only: ok for program to read page, but not modify
    » For example for catching modifications to code pages!

• Do we really need hardware-supported “modified” bit?
  – No. Can emulate it (BSD Unix) using read-only bit
    » Initially, mark all pages as read-only, even data pages
    » On write, trap to OS. OS sets software “modified” bit, and marks page as read-write.
    » Whenever page comes back in from disk, mark read-only
Clock Algorithms Details (continued)

• Do we really need a hardware-supported “use” bit?
  – No. Can emulate it similar to above:
    » Mark all pages as invalid, even if in memory
    » On read to invalid page, trap to OS
    » OS sets use bit, and marks page read-only
  – Get modified bit in same way as previous:
    » On write, trap to OS (either invalid or read-only)
    » Set use and modified bits, mark page read-write
  – When clock hand passes by, reset use and modified bits and mark page as invalid again

• Remember, however, clock is just an approximation of LRU!
  – Can we do a better approximation, given that we have to take page faults on some reads and writes to collect use information?
    – Need to identify an old page, not oldest page!
    – Answer: second chance list
Second-Chance List Algorithm (VAX/VMS)

- Split memory in two: Active list (RW), SC list (Invalid)
- Access pages in Active list at full speed
- Otherwise, Page Fault
  - Always move overflow page from end of Active list to front of Second-chance list (SC) and mark invalid
  - Desired Page On SC List: move to front of Active list, mark RW
  - Not on SC list: page in to front of Active list, mark RW; page out LRU victim at end of SC list

Directly Mapped Pages
Marked: RW
List: FIFO
Page-in From disk

Overflow

Access

New Active Pages
New SC Victims

LRU victim
Second Chance List
Marked: Invalid
List: LRU

Not on SC list: page in to front of Active list, mark RW; page out LRU victim at end of SC list
Second-Chance List Algorithm (continued)

• How many pages for second chance list?
  – If 0 ⇒ FIFO
  – If all ⇒ LRU, but page fault on every page reference

• Pick intermediate value. Result is:
  – Pro: Few disk accesses (page only goes to disk if unused for a long time)
  – Con: Increased overhead trapping to OS (software / hardware tradeoff)

• With page translation, we can adapt to any kind of access the program makes
  – Later, we will show how to use page translation / protection to share memory between threads on widely separated machines

• Question: why didn’t VAX include “use” bit?
  – Strecker (architect) asked OS people, they said they didn’t need it, so didn’t implement it
  – He later got blamed, but VAX did OK anyway
Free List

- Keep set of free pages ready for use in demand paging
  - Freelist filled in background by Clock algorithm or other technique ("Pageout demon")
  - Dirty pages start copying back to disk when enter list
- Like VAX second-chance list
  - If page needed before reused, just return to active set
- Advantage: faster for page fault
  - Can always use page (or pages) immediately on fault
Allocation of Page Frames (Memory Pages)

• How do we allocate memory among different processes?
  – Does every process get the same fraction of memory? Different fractions?
  – Should we completely swap some processes out of memory?

• Each process needs minimum number of pages
  – Want to make sure that all processes that are loaded into memory can make forward progress
  – Example: IBM 370 – 6 pages to handle SS MOVE instruction:
    » instruction is 6 bytes, might span 2 pages
    » 2 pages to handle from
    » 2 pages to handle to

• Possible Replacement Scopes:
  – Global replacement – process selects replacement frame from set of all frames; one process can take a frame from another
  – Local replacement – each process selects from only its own set of allocated frames
Fixed/Priority Allocation

- **Equal allocation** (Fixed Scheme):
  - Every process gets same amount of memory
  - Example: 100 frames, 5 processes → process gets 20 frames

- **Proportional allocation** (Fixed Scheme)
  - Allocate according to the size of process
  - Computation proceeds as follows:
    \[ s_i = \text{size of process } p_i \text{ and } S = \sum s_i \]
    \[ m = \text{total number of frames} \]
    \[ a_i = (\text{allocation for } p_i) = \frac{s_i}{S} \times m \]

- **Priority Allocation**:
  - Proportional scheme using priorities rather than size
    » Same type of computation as previous scheme
  - Possible behavior: If process \( p_i \) generates a page fault, select for replacement a frame from a process with lower priority number

- **Perhaps we should use an adaptive scheme instead??**
  - What if some application just needs more memory?
Page-Fault Frequency Allocation

- Can we reduce Capacity misses by dynamically changing the number of pages/application?

- Establish “acceptable” page-fault rate
  - If actual rate too low, process loses frame
  - If actual rate too high, process gains frame

- Question: What if we just don’t have enough memory?
Thrashing

• If a process does not have “enough” pages, the page-fault rate is very high. This leads to:
  – low CPU utilization
  – operating system spends most of its time swapping to disk
• Thrashing ≡ a process is busy swapping pages in and out
• Questions:
  – How do we detect Thrashing?
  – What is best response to Thrashing?
Locality In A Memory-Reference Pattern

• Program Memory Access Patterns have temporal and spatial locality
  – Group of Pages accessed along a given time slice called the “Working Set”
  – Working Set defines minimum number of pages needed for process to behave well

• Not enough memory for Working Set ⇒ Thrashing
  – Better to swap out process?
Working-Set Model

- \( \Delta \equiv \) working-set window \( \equiv \) fixed number of page references
  - Example: 10,000 instructions
- \( WSi \) (working set of Process Pi) = total set of pages referenced in the most recent \( \Delta \) (varies in time)
  - if \( \Delta \) too small will not encompass entire locality
  - if \( \Delta \) too large will encompass several localities
  - if \( \Delta = \infty \) \( \Rightarrow \) will encompass entire program
- \( D = \sum |WSi| \equiv \) total demand frames
- if \( D > m \) \( \Rightarrow \) Thrashing
  - Policy: if \( D > m \), then suspend/swap out processes
  - This can improve overall system behavior by a lot!
What about Compulsory Misses?

- Recall that compulsory misses are misses that occur the first time that a page is seen
  - Pages that are touched for the first time
  - Pages that are touched after process is swapped out/swapped back in

- Clustering:
  - On a page-fault, bring in multiple pages “around” the faulting page
  - Since efficiency of disk reads increases with sequential reads, makes sense to read several sequential pages

- Working Set Tracking:
  - Use algorithm to try to track working set of application
  - When swapping process back in, swap in working set
Reverse Page Mapping
(Sometimes called “Coremap”)

- Physical page frames often shared by many different address spaces/page tables
  - All children forked from given process
  - Shared memory pages between processes
- Whatever reverse mapping mechanism that is in place must be very fast
  - Must hunt down all page tables pointing at given page frame when freeing a page
  - Must hunt down all PTEs when seeing if pages “active”
- Implementation options:
  - For every page descriptor, keep linked list of page table entries that point to it
    » Management nightmare – expensive
  - Linux 2.6: Object-based reverse mapping
    » Link together memory region descriptors instead (much coarser granularity)
Linux Memory Details?

• Memory management in Linux considerably more complex than the examples we have been discussing

• Memory Zones: physical memory categories
  – ZONE_DMA: < 16MB memory, DMAable on ISA bus
  – ZONE_NORMAL: 16MB → 896MB (mapped at 0xC0000000)
  – ZONE_HIGHMEM: Everything else (> 896MB)

• Each zone has 1 freelist, 2 LRU lists (Active/Inactive)

• Many different types of allocation
  – SLAB allocators, per-page allocators, mapped/unmapped

• Many different types of allocated memory:
  – Anonymous memory (not backed by a file, heap/stack)
  – Mapped memory (backed by a file)

• Allocation priorities
  – Is blocking allowed/etc
Linux Virtual memory map

- **Kernel Addresses**
  - Physical: 0xC0000000
  - Virtual: 0xFFFFFFFF
  - Size: 896MB

- **User Addresses**
  - Physical: 0xFFFFFFFF
  - Virtual: 0x00007FFFFFFF
  - Size: 3GB

- **Empty Space**
  - Physical: 0xFFFF800000000000
  - Virtual: 0xFFFFFFFFFFFFFFFF
  - Size: 64 TiB

- **“Canonical Hole”**
  - Physical: 0xFFF8000000000000
  - Virtual: 0x000007FFFFFFFFFFFF
  - Size: 128 TiB

**32-Bit Virtual Address Space**

- Total: 3GB

**64-Bit Virtual Address Space**

- Total: 128 TiB
Virtual Map (Details)

- Kernel memory not generally visible to user
  - Exception: special VDSO (virtual dynamically linked shared objects) facility that maps kernel code into user space to aid in system calls (and to provide certain actual system calls such as `gettimeofday()`)

- Every physical page described by a “page” structure
  - Collected together in lower physical memory
  - Can be accessed in kernel virtual space
  - Linked together in various “LRU” lists

- For 32-bit virtual memory architectures:
  - When physical memory < 896MB
    » All physical memory mapped at 0xC0000000
  - When physical memory >= 896MB
    » Not all physical memory mapped in kernel space all the time
    » Can be temporarily mapped with addresses > 0xCC000000

- For 64-bit virtual memory architectures:
  - All physical memory mapped above 0xFFFF800000000000
Where are places that caching arises in OSes?

• Direct use of caching techniques
  – TLB (cache of PTEs)
  – Paged virtual memory (memory as cache for disk)
  – File systems (cache disk blocks in memory)
  – DNS (cache hostname => IP address translations)
  – Web proxies (cache recently accessed pages)

• Which pages to keep in memory?
  – All-important “Policy” aspect of virtual memory
  – Will spend a bit more time on this in upcoming lectures
Reducing translation time further

• As described, TLB lookup is in serial with cache lookup:

Machines with TLBs go one step further: they overlap TLB lookup with cache access.
  – Works because offset available early
Overlapping TLB & Cache Access (1/2)

• Main idea:
  – Offset in virtual address exactly covers the “cache index” and “byte select”
  – Thus can select the cached byte(s) in parallel to perform address translation

```
virtual address: Virtual Page #  Offset
physical address: tag / page #  index  byte
```
Overlapping TLB & Cache Access

• Here is how this might work with a 4K cache:

• Look back at design choices for real machines (L14)
  – Do they permit overlapped access?
How is the Translation Accomplished?

- What, exactly happens inside MMU?
- Essentially all machines: **Hardware Tree Traversal**
  - For each virtual address, traverses page table in hardware
  - Generates a “Page Fault” if it encounters invalid PTE
    » Fault handler will decide what to do
  - Pros: Relatively fast (but still many memory accesses!)
  - Cons: Inflexible, Complex hardware

- Another possibility: **Software Tree Traversal**
  - Each traversal done in software (often invoked by “TLB Fault”)
  - Software may generate “Page Fault” later if PTE invalid
  - Pros: Very flexible
  - Cons: Very expensive TLB miss, Tricky TLB Miss software
  - Was popular in early RISC machines (MIPS R3000, SPARC)

- Essential to *cache* translations in any case - TLB
Impact of caches on Operating Systems

• Direct - dealing with cache effects
  – Maintaining the correctness of various caches
  – E.g., TLB consistency:
    » With PT across context switches ?
    » Across updates to the PT ?

• Process scheduling
  – Which and how many processes are active ? Priorities ?
  – Large memory footprints versus small ones ?
  – Shared pages mapped into VAS of multiple processes ?

• Impact of thread scheduling on cache performance
  – Rapid interleaving of threads (small quantum) may degrade cache performance
    » Increase average memory access time (AMAT) !!!

• Designing operating system data structures for cache performance
Summary

• Replacement policies
  – FIFO: Place pages on queue, replace page at end
  – MIN: Replace page that will be used farthest in future
  – LRU: Replace page used farthest in past

• Clock Algorithm: Approximation to LRU
  – Arrange all pages in circular list
  – Sweep through them, marking as not “in use”
  – If page not “in use” for one pass, than can replace

• N\textsuperscript{th}-chance clock algorithm: Another approximate LRU
  – Give pages multiple passes of clock hand before replacing

• Second-Chance List algorithm: Yet another approximate LRU
  – Divide pages into two groups, one of which is truly LRU and managed on page faults.

• Working Set:
  – Set of pages touched by a process recently

• Thrashing: a process is busy swapping pages in and out
  – Process will thrash if working set doesn’t fit in memory
  – Need to swap out a process